library verilog;
use verilog.vl_types.all;
entity led8_vlg_vec_tst is
end led8_vlg_vec_tst;
